# CNT24-4D(PCI)

# 24Bit Differencial Up/Down Counter Board for PCI

**User's Guide** 



# Copyright

Copyright 2000 CONTEC Co., LTD. ALL RIGHTS RESERVED

No part of this document may be copied or reproduced in any form by any means without prior written consent of CONTEC Co., LTD.

CONTEC Co., LTD. makes no commitment to update or keep current the information contained in this document.

The information in this document is subject to change without notice.

All relevant issues have been considered in the preparation of this document. Should you notice an omission or any questionable item in this document, please feel free to notify CONTEC Co., LTD.

Regardless of the foregoing statement, CONTEC assumes no responsibility for any errors that may appear in this document nor for results obtained by the user as a result of using this product.

## **Trademarks**

MS, Microsoft, MS-DOS and Windows are trademarks of Microsoft Corporation. Other brand and product names are trademarks of their respective holder.

# **Product Configuration**

- CNT24-4D(PCI) Board...1
- CNT24-4D(PCI) SETUP DISK (3.5inch/1.44MB) ...1
- User's Guide (this booklet)...1

#### **Unpacking:**

This board is specially packed in an anti-static bag to prevent damage in shipping.

Check the contents to make sure that you have everything listed above. If you do not have all the items, contact your distributor or CONTEC group office where you purchased.

#### Note!

Do not remove the board from its protective packaging until the computer case is open and ready for installation. Electrical static can cause damage to electrical components.

# **Table of Contents**

|    | Copyright                                  | i      |
|----|--|--------|
|    | Trademarks                                 |        |
|    | Product Configuration                      | ii     |
| 1. | Introduction                               | 1      |
|    | Features                                   | 1      |
|    | Limited Three-Year Warranty                | 1<br>9 |
|    | How to Obtain Service                      | 2      |
|    | Liability                                  |        |
|    | Handling Precautions                       | 3      |
|    | About the Manual                           | 4      |
| 2. | Component Locations and Setting            | 5      |
|    | Component Locations                        |        |
|    | Setting the Board ID                       | ე<br>გ |
|    | Setting Procedure                          | 6      |
|    | Setting One-shot Pulse Output Signals      |        |
|    | Setting Terminators                        |        |
| 3. | Board Setup                                | 9      |
|    | Use CONTEC Windows Software Products       | 9      |
|    | When Not Using CONTEC Software for Windows |        |
|    | For Windows 98 Systems                     | 10     |
|    | For Windows 95 Systems                     | 14     |
|    | For other OS systems                       |        |
| 4. | Connection with External Devices           | 21     |
|    | Interface Connector                        | 21     |
|    | Connecting the Interface Connector         |        |
|    | Interface-Connector Signal Assignment      | 22     |
|    | PCB96WS and CCB-96 Signal Assignment       | 23     |
|    | Connection of External Signals             | 24     |
|    | Line Receiver Input Circuit and an Example |        |
|    | Connection                                 | 24     |

|    | TTL-level Input Circuit                        |         |
|----|--|---------|
|    | and an Example Connection                      | 25      |
|    | Output Circuit and an Example Connection       | 25      |
|    | Example Connection with a Rotary Encoder       |         |
|    | Measures against Voltage Surges                |         |
| 5. | I/O Port Bit Assignment                        |         |
|    | I/O Port Bit Assignment                        | 29      |
|    | Setting Data                                   | 30      |
|    | Count Flow                                     |         |
|    | Operation Commands                             |         |
|    | Description of Output Commands                 |         |
|    | Initial Count Value (Command CH0:00H:, CH1:05H |         |
|    | CH2:0AH:, CH3:0FH)                             |         |
|    | Operation Mode (Command CH0:01H:, CH1:06H:,    | 0 1     |
|    | CH2:0BH:, CH3:10H)                             | 34      |
|    | Each Counter Operating Mode                    |         |
|    | Phase Z/CLR Input (Command CH0:02H, CH1:07H    |         |
|    | CH2:0CH, CH3:11H)                              | ,<br>40 |
|    | Compare Register (Command CH0:03H, CH1:08H,    |         |
|    | CH2:0DH. CH3:12H)                              | 41      |
|    | Digital Filter (Command CH0:04H, CH1:09H,      |         |
|    | CH2:0EH, CH3:13H)                              | 42      |
|    | Count Value Latch (Command 14H)                |         |
|    | Interrupt Mask (Command 15H)                   |         |
|    | Sense Reset (Command 16H)                      |         |
|    | Programmable Timer (Command timer data:17H,    |         |
|    | Timer start:18H)                               | 45      |
|    | One-shot Pulse (Command 19H)                   | 46      |
|    | General-purpose Input Signal Select            |         |
|    | (Command 1AH)                                  | 48      |
|    | Description of Input Commands                  | 49      |
|    | Count Read (Command CH0:00H, CH1:05H,          |         |
|    | CH2:0AH, CH3:0FH)                              | 49      |
|    | Status Data (Command CH0:01H, CH1:06H,         |         |
|    | CH2:0BH, CH3:10H)Interrupt Mask (Command 15H)  | 49      |
|    | Interrupt Mask (Command 15H)                   | 51      |

|    | Sense Port (Command 16H)          | 51 |
|----|-----------------------------------|----|
|    | General-purse Input Signal Select |    |
|    | (Command 1AH)                     | 52 |
|    | Initialization                    | 53 |
| 6. | Board Specifications              | 55 |
|    | Block Diagram                     | 55 |
|    | Specifications                    |    |
| 7. | Index                             | 59 |

# **List of Figures**

| Figure 2.1.  | Component Locations   | 5  |
|--------------|---|----|
| Figure 2.2.  | Board ID Settings (SW1)   | 6  |
| Figure 2.3.  | Switch for setting one-shot-pulse output signals                      | 7  |
| Figure 2.4.  | Terminator setting switches   | 8  |
| Figure 4.1.  | Connecting the interface connector                                    | 1  |
| Figure 4.2.  | Connectors in use   | 1  |
| Figure 4.3.  | Interface-connector signal assignment                                 | 2  |
| Figure 4.4.  | PCB96WS and CCB-96 signal assignment2                                 | 3  |
| Figure 4.5.  | Line-receiver input circuit and an example connection                 | 4  |
| Figure 4.6.  | TTL-level input circuit and an example connection 2                   | 5  |
| Figure 4.7.  | Open-collector output circuit and an example connection               | 6  |
| Figure 4.8.  | TTL-level output circuit and an example connection2                   | 26 |
| Figure 4.9.  | Example connection with a rotary encoder (Line receiver input)        | 7  |
| Figure 4.10. | Example connection with a rotary encoder (TTL input)                  | 7  |
| Figure 4.11. | Example measures against voltage surges 2                             | 8  |
| Figure 5.1.  | Output port   | 9  |
| Figure 5.2.  | Input port  | 9  |
| Figure 5.3.  | Count flow  | 1  |
| Figure 5.4.  | Example counting during 2-phase input 3                               | 6  |
| Figure 5.5.  | Example counting during single-phase input 3                          | 6  |
| Figure 5.6.  | Example counting during single-phase input with gate control attached | 7  |

| Figure 5.7.  | Example counting during synchronous clear               | 37 |
|--------------|---|----|
| Figure 5.8.  | Example counting during asynchronous clear              | 38 |
| Figure 5.9.  | Example counting when count input multiplication is set |    |
| Figure 5.10. | Phase Z enable frequency ZSEL=0 (Positive logic)        | 40 |
| Figure 5.11. | Digital filter  | 42 |
| Figure 6.1.  | Block Diagram   | 55 |

# **List of Tables**

| Table 2.1. | One-shot-pulse output signal settings   |
|------------|---|
| Table 2.2. | Terminator settings   |
| Table 5.1. | Output commands   |
| Table 5.2. | Input commands  |
| Table 5.3. | Counter operation modes   |
| Table 5.4. | Switching counting directions   |
| Table 5.5. | Phase Z input mode  |
| Table 5.6. | Digital filter clock settings   |
| Table 5.7. | Relationship between programmable timer setting data and timer interrupt cycles |
| Table 5.8. | Relationship between specified one-shot-pulse width data and pulse widths       |
| Table 5.9. | Initialized state   |
| Table 6.1. | Specifications  |

# 1. Introduction

Thank you for purchasing the CONTEC CNT24-4D(PCI).

The CNT24-4D(PCI) is a PCI bus-compliant interface that counts digital signals from an external device. This board should be inserted into a PC's PCI bus slot or PCI bus unit.

Read this guide thoroughly before you build a system including creation of application programs and connection with external devices.

### Support software sold separately

- Driver Software Package (Option) API-PAC(W32)

Please follow the setup instructions of the User's manual shipped with the software products and/or the help files of the package to setup our interface board(s) to your system.

For details of CONTEC software products, please contact our sales agencies.

### **Features**

- The PCI bus-compliant interface board can be used with the PC-98 series or PC-AT (DOS/V machines) equipped with a PCI bus expansion slot.
- This single board can count up and down 24 bits for four channels.
- The board can count two-phase signals of a rotary encoder or linear gauge, for example.
- The board allows you to select a photocoupler insulated input or TTL-level input for each channel.
- The board can either generate interrupts or output signals when a count of each channel matches any specified value.
- The board is equipped with a programmable timer to allow interrupts to be generated periodically according to a specified timer value.
- The board is equipped with one general-purpose input signal for each channel (both photocoupler and TTL).

### **Limited Three-Year Warranty**

CONTEC Interface boards are warranted by CONTEC Co., LTD. to be free from defects in material and workmanship for up to three years from the date of purchase by the original purchaser.

Repair will be free of charge only when this device is returned freight prepaid with a copy of the original invoice and a Return Merchandise Authorization to the distributor or the CONTEC group office, from which it was purchased.

This warranty is not applicable for scratches or normal wear, but only for the electronic circuitry and original boards. The warranty is not applicable if the device has been tampered with or damaged through abuse, mistreatment, neglect, or unreasonable use, or if the original invoice is not included, in which case repairs will be considered beyond the warranty policy.

#### How to Obtain Service

For replacement or repair, return the device freight prepaid, with a copy of the original invoice. Please obtain a Return Merchandise Authorization Number (RMA) from the CONTEC group office where you purchased before returning any product.

\* No product will be accepted by CONTEC group without the RMA number.

### Liability

The obligation of the warrantor is solely to repair or replace the product. In no event will the warrantor be liable for any incidental or consequential damages due to such defect or consequences that arise from inexperienced usage, misuse, or malfunction of this device.

# **Handling Precautions**

Take the following precautions when handling this board.

- Never modify the board. The manufacturer cannot be responsible for any board that has been modified by the user.
- Protect the board against shock and do not bend the board or it will be damaged.
- Do not touch the gold-plated lines (edge connectors) on the board.
   Touching causes poor contact. If you accidentally touch the connectors, wipe it clean using industrial alcohol.
- The board has a switch that needs to be set before using the board. Be sure to verify the switch before fitting the board into the slot.
- Always be sure to set the switches and jumpers on the board as designated or it will fail.
- Always be sure to connect only the designated signals to the connectors on the board or it will fail.
- Install the board in the PCI expansion slot in the PC.
- Do not insert or remove the board into or from the slot with the PC turned on or the board will fail. Be sure to turn off either the PC or the I/O expansion unit before inserting or removing the board.
- The total current consumption of boards to be installed in the PCI bus expansion slots of the PC must not exceed the power supply capacity permitted to the PC.

#### **About the Manual**

This manual consists of the following chapters:

Chapter 1 Component Identification and Settings

Identifies each component of the board and explains

how to set the switch, for example.

Chapter 2 Setup

Explains how to set up the board to use it.

Chapter 3 Board Setup

Explains how to set up the board.

Chapter 4 Connection with External Devices

Explains the interface connector and connection

precautions.

Chapter 5 I/O Port Bit Assignment

Explains each I/O register which the board uses, bit

assignment, and bit definitions.

Chapter 6 Board Specifications

Explains the specifications and circuit block diagram.

# 2. Component Locations and Setting

# **Component Locations**

Figure 2.1 shows the names of major parts on the board. Note that the switch setting shown below is the factory default.




Figure 2.1. Component Locations

# **Setting the Board ID**

When installing multiple CNT24-4D (PCI) boards in one PC, you need to set their IDs in order to distinguish one board from another. Each ID should be set to a unique value.

A board ID can be set in a range of 0 through F and 16 boards can be distinguished at maximum.

When using only board, its factory setting (a board ID of 0) must be used.

# **Setting Procedure**

The board ID should be set with the rotary switch on the board. Turn the SW1 twist knob to set the ID.




Figure 2.2. Board ID Settings (SW1)

# **Setting One-shot Pulse Output Signals**

Set the type of one-shot-pulse output signals with SW2.

The TTL-level output or open collector output can be selected by channel.

By referring to the following table, set the one-shot pulse output signal.



Factory Setting: ON

Figure 2.3. Switch for setting one-shot-pulse output signals

Table 2.1. One-shot-pulse output signal settings

| Bit | Channel | TTL-level output | Open-collector output |
|-----|---------|------------------|-----------------------|
| 4   | ch3     | ON               | OFF                   |
| 3   | ch2     | ON               | OFF                   |
| 2   | ch1     | ON               | OFF                   |
| 1   | ch0     | ON               | OFF                   |

# **Setting Terminators**

Using SW3 through SW6, set whether or not to insert terminators.

By referring to the following table, set whether or not to insert terminators.




Figure 2.4. Terminator setting switches

**Table 2.2.** Terminator settings

| Bit | Input signal        | Insert terminator | Do not insert terminator |
|-----|---------------------|-------------------|--------------------------|
| 4   | General purpose (U) | ON                | OFF                      |
| 3   | Phase Z             | ON                | OFF                      |
| 2   | Phase B             | ON                | OFF                      |
| 1   | Phase A             | ON                | OFF                      |

# 3. Board Setup

The board setup method varies according to the operating system being used.

# **Use CONTEC Windows Software Products**

For MS Windows OS systems, we recommend you to use our Windows software products (optional).

### < Examples of CONTEC software products for Windows>

- Driver Software Package (Option) API-PAC(W32)

Please follow the setup instructions of the User's manual shipped with the software products and/or the help files of the package to setup our interface board(s) to your system.

For details of CONTEC software products, please contact our sales agencies.

# When Not Using CONTEC Software for Windows

When you don't use CONTEC software for Windows, the board setup procedure varies with each OS.

## For Windows 98 Systems

Every PCI bus board/device will be automatically assigned required system resources, such as I/O address range and interrupt level, by the system whenever the system is turned on.

Under Windows 98 OS, before using the board you should register the board information, such as assigned resources, to the OS. This procedure is called hardware installation. After the hardware installation is done, Windows 98 can then manage the board information from its registers.

Following is hardware installation steps. After finished the installation, you are supposed to confirm the registered board information from Windows 98 registers.

This procedure does not install board driver(s). Lately you should install driver program(s) yourself.

### **Hardware Installation Steps**

- (1) Set the board ID.
- (2) Be sure the power of the personal computer is turned off; then plug the board into a PCI bus slot in the system.
- (3) Turn the personal computer ON to start up Windows 98.
- (4) Because this is the first time Windows 98 detected the board from the system, Windows 98 will display a message of [New Hardware] on the screen and start run an [Add New Hardware Wizard] program. After you find a massage of [PCI Multimedia Device] from the program window, click [Next>] to continue.
- (5) In the next dialog box, select a radio button of [Search for the best driver for your device. (Recommended).], then click [Next>] to continue.
- (6) In the next dialog box, select both of the [Floppy disk drives (F)] and [Specify Location (L)] check boxes, then enter the drive name, such as "A:", and the directory name, WIN95, into the [Location] field.
  Insert the attached FD into the disk drive, then click [Next>] to continue.
- (7) In the [Windows driver file search for the device] dialog box, check that "CONTEC Co., Ltd.-Board Name" and "CNT\_PIO.INF" in the [Location of driver] has been listed, then click [Next>] to continue.
- (8) In the next dialog box, you will find a message of "Windows has finished installing the software that your new hardware device requires." Then you click [Finish] to complete the installation of the board. After completed the board installation, you are supposed to confirm the registered board information from Windows 98 registers. The "Checking resources" part of this section explains you how to do it.

#### Method of installing two or more boards:

- (1) Install the first board correctly.
- (2) Be sure to complete installation of the first board before attempting to install a second one.
- (3) Exit Windows 98 and turn the personal computer off.
- (4) Set the board ID of the second board that should be different from the first one. Then plug the board into a PCI bus slot.
- (5) Turn the personal computer on and start the Windows 98 again.
- (6) Windows 98 will display a massage of [New Hardware] on the screen and start run an [Add New Hardware Wizard] program. After you find a massage of [CONTEC Co., Ltd.-Board Name] from the program window, click [Next>] to continue.
- (7) In the next dialog box, select a radio button of [Display a list of all the drivers in a specific location, so you can select the driver you want.], then click [Next>] to continue.
- (8) From the [Models] window, select "CONTEC Co., Ltd.-Board Name" and click [Next>] to continue.
- (9) In the [Windows driver file search for the device] dialog box, there should be the message of "CONTEC Co., Ltd.-Board Name" and "CONTEC~\*.INF" in the [Location of driver] window, after confirmed this message click [Next>] to continue. (A number which is assigned by the OS will replace the "\*" mark.)
- (10) In the next dialog box, you will find a message of "Windows has finished installing the software that your new hardware device requires." Then you click [Finish] to complete the installation of the board. After completed the board installation, you are supposed to confirm the registered board information from Windows 98 registers again.

For installing the third board and any additional boards, follow the same steps as those for installing a second board. Before you can install a third board or additional boards, all the boards that are already installed must be in their PCI bus slots.

#### Notes!

- The second board cannot be properly installed unless the resources (I/O addresses and interrupt level) for the board can be allocated. Before attempting to install the second board, first determine what PC resources are free to use.
- The resources used by each board do not depend on the location of the PCI bus slot or the board itself. If you remove two or more boards that have already been installed and then remount one of them on the computer, it is unknown that which one of the sets of resources previously assigned to the two boards is assigned to the remounted board. In this case, you must check the resource settings.

#### Checking resources

Follow the steps below to check the assigned resources managed by the OS.

- (1) Double-click on the [System] option in [Control Panel] to open the [System Properties] property sheet. Select the [Device Manager] tab.
- (2) Click [Multi-function adapters] folder.
- (3) Click [CONTEC Co., Ltd.-Board Name] folder to display its properties.
- (4) Select the [Resources] tab to check the device type, resource settings, and the conflicting device list.

### For Windows 95 Systems

Every PCI bus board/device will be automatically assigned required system resources, such as I/O address range and interrupt level, by the system whenever the system is turned on.

Under Windows 95 OS, before using the board you should register the board information, such as assigned resources, to the OS. This procedure is called hardware installation. After the hardware installation is done, Windows 95 can then manage the board information from its registers.

Following is hardware installation steps. After finished the installation, you are supposed to confirm the registered board information from Windows 95 registers.

This procedure does not install board driver(s). Lately you should install driver program(s) yourself.

#### **Procedure of Hardware Installation**

### <Checking the OS version>

The procedure of installing the board is different from the Windows 95 versions. Before any installation, you must check the version of Windows 95 that you are using.

- (1) Open [Control Panel] from [My Computer].
- (2) Double-click on the [System] option to open the [System Properties] property sheet.
- (3) Check the "System:" number displayed on the [General] page.

  System: Microsoft Windows 95

  4.00.950

The versions of Windows 95 include 4.00.950, 4.00.950a, 4.00.950B and 4.00.950C. The board setup method depends on the version of Windows 95 that is being used.

#### For Windows 95 version 4.00.950 or 4.00.950a systems:

- (1) Set the board ID.
- (2) Be sure the power of the personal computer is turned off; then plug the board into a PCI bus slot in the system.
- (3) Turn the personal computer ON to start up Windows 95.
- (4) Windows 95 will come up with the [New Hardware] detection dialog box. Select [Multimedia Device: Select which driver you want to install for your new hardware.] and then [Driver from disk provided by hardware manufacturer].
- (5) In the [Install From Disk] dialog box, insert the attached FD into the disk drive, enter the drive name and directory name in the [Copy Distributed File From] field, then click [OK]. This completes installation of the board.
- (6) Follow the instructions on the screen to complete installation of the board. After completed the board installation, you are supposed to confirm the registered board information from Windows 95 registers. The "Checking resources" part of this section explains you how to do it.

### For Windows 95 version 4.00.950B or 4.00.950C systems:

- (1) Set the board ID.
- (2) Be sure to check that the personal computer is off; then plug the board into a PCI bus slot in the system.
- (3) Turn the personal computer on to start up Windows 95.
- (4) Because this is the first time Windows 95 detected the board from the system, Windows 95 will display a message of [New Hardware] on the screen and start run an [Device Driver Wizard] program. After you find a massage of [PCI Multimedia Device] from the program window, click [Next>] to continue.
- (5) In the next dialog box, select [Specify Location...]. Insert the attached FD into a drive, enter the drive name and directory name (WIN95) in the [Location] field, then click [OK].
- (6) In the next dialog box, there should be a message of "Updated driver found for this device". After confirmed this message

you click [End]. This completes installation of the board. After completed the board installation, you are supposed to confirm the registered board information from Windows 95 registers. The "Checking resources" part of this section explains you how to do it.

# Method of installing two or more boards (For Windows 95 version 4.00.950 or 4.00.950a system):

- (1) Install the first board correctly.
- (2) Be sure to complete installation of the first board before attempting to install the second one.
- (3) Exit Windows 95 and turn the personal computer off.
- (4) Check the board ID of the second board that should be different from the first one. Then plug the board into a PCI bus slot.
- (5) Turn the personal computer on again to start up Windows 95.
- (6) Windows 95 will come up with the [New Hardware] detection dialog box. In [Multimedia Device: Select which driver you want to install for your new hardware.], select [Select from List].
- (7) The [Select Hardware Type] dialog box will then appear. In [Select Hardware Type to Install] windows, select [Other Devices].
- (8) In the [Select Device] dialog box, select [CONTEC] from [Manufacturers] window and select [CONTEC Co., Ltd.-Board Name] from [Models] window.
- (9) A [Change System Settings] dialog box appears. Follow the messages to restart the computer.
- (10) When Windows 95 is restarted, installation of the second board is completed. Check the assigned resources again.

For installing the third board and any additional boards, follow the same steps as those for installing a second board. Before you can install a third board or additional boards, all the boards that are already installed must be in PCI bus slots.

#### Notes!

- The second board cannot be properly installed unless the resources (I/O addresses and interrupt level) for the board can be allocated. Before attempting to install the second board, first determine what PC resources are free.
- The resources used for each board do not depend on the location of the PCI bus slot or the board itself. If you remove two or more boards that have already been installed and then re-mount one of them on the computer, it is unknown which one of the sets of resources previously assigned to the two boards is assigned to the re-mounted board. In this case, re-check the resource settings.

# Method of installing two or more Boards (For Windows 95 version 4.00.950B or 4.00.950C systems):

- (1) Install the first board correctly.
- (2) Be sure to complete installation of the first board before attempting to install the second one.
- (3) Exit Windows 95 and turn the personal computer OFF.
- (4) Check the board ID of the second board, then plug it into a PCI bus slot. Assign to the second board a board ID different from the ID assigned to the first board.
- (5) Turn the personal computer on again to start up Windows 95.
- (6) The OS will then automatically install the second board. When the installation has been completed, check the assigned resources again.

For installing the third board and any additional boards, follow the same steps as those for installing a second board. Before you can install a third board or additional boards, all the boards that are already installed must be in PCI bus slots.

#### Notes!

- The second board cannot be properly installed unless the resources (I/O addresses and interrupt level) for the board can be allocated. Before attempting to install a second board, first determine which PC resources are free.
- The resources used for each board do not depend on the location of the PCI bus slot or the board itself. If you remove two or

more boards that have already been installed and then re-mount one of them on the computer, it is unknown which one of the sets of resources previously assigned to the two boards is assigned to the re-mounted board. In this case, re-check the resource settings.

#### **Checking resources**

Follow the steps below to check the assigned resources managed by the OS.

- (1) Double-click on the [System] option in [Control Panel] to open the [System Properties] property sheet. Select the [Device Manager] tab.
- (2) Click on the [Multi-function adapters] folder.
- (3) Click on the [CONTEC Co., Ltd.-Board Name] folder to display its properties.
- (4) Select the [Resources] tab to check the device type, resource settings, and the conflicting device list.

### For other OS systems

We use MS-DOS as an example to show how to use the board under other operation systems, in addition of the Windows OS. Refer the MS-DOS programs in the attached FD.

For a PCI bus board, the system will automatically assign usable resources to the board. Refer the following procedure to confirm the assigned resources.

#### **Procedure**

- (1) Set the board ID.
- (2) Be sure that the personal computer is off; then plug the board into a PCI bus slot in the personal computer.
- (3) Turn the personal computer ON to start up MS-DOS.
- (4) Copy the programs that are under the DOS directory of the attached FD to a directory of your HDD.
- (5) Execute the CNTPCI.EXE resource confirmation program.
- (6) Check the I/O addresses and interrupt level (IRQ) displayed on the screen.

#### Note!

When you use the board under a non plug-and-play OS like MS-DOS, be sure that [PnP OS] is either [disabled] or set to [not to use] in the PC's BIOS setup. If this is set to [Windows 95], for example, the board might not be recognized properly.

# 4. Connection with External Devices

# **Interface Connector**

## **Connecting the Interface Connector**

To connect the board with an external device, use the interface connector on the board (CN1).




Figure 4.1. Connecting the interface connector

- Connector in use Equivalent to the PCR-E96LMD (manufacturer: HONDA)
- Compatible connector Equivalent to the PCR-E96FA (manufacturer: HONDA)




Figure 4.2. Connectors in use

### **Interface-Connector Signal Assignment**

Connect the board with an external device using the 96-pin connector installed on the board.




Figure 4.3. Interface-connector signal assignment

### PCB96WS and CCB-96 Signal Assignment

The optional cables and each corresponding signal are as shown below:

#### PCB96WS's CNA and CCB96's CN3 (CNA)

```
GND
GND
                                                        N.C.
                                            2
                                                                   Not connected
                                                  21
                                                        N.C.
                                   GND
                                            3
                                                  22
                                                        N.C.
                       Ground
                                   GND
                                            4
                                                  23
                                                        OUTO -
                                                                   CH0 one-shot output
                                   GND
                                            5
                                                  24
                                                        ·OUT1
                                                                   CH1 one-shot output
                                   GND
                                            6
                                                  25
                                                        ·OUT2
                                                                   CH2 one-shot output
                                   GND
                                            7
                                                  26
                                                        OUT3
                                                                   CH3 one-shot output
                 Not connected
                                   N.C.
                                            8
                                                  27
                                                        GND
                                                                  Ground
        CH0TTLA phase input
                                   T0A
                                                  28
                                                        T2A
                                                                  CH2TTLA phase input
        CH0TTLB phase input
                                   T0B
                                           - 10
                                                  29
                                                       T2B
                                                                  CH2TTLB phase input
        CH0TTLZ phase input
                                   TOZ
                                                  30
                                                       T2Z
                                                                   CH2TTLZ phase input
CH0TTL general-purpose input
                                   T0U
                                                  31
                                                       - T2U
                                                                  CH2TTL general-purpose input
                       Ground
                                   GND
                                                  32
                                                        GND
                                                                   Ground
        CH1TTLA phase input
                                  T1A
                                           - 14
                                                  33
                                                       T3A
                                                                  CH3TTLA phase input
        CH1TTLB phase input
CH1TTLZ phase input
                                   T1B
                                                                  CH3TTLB phase input
CH3TTLZ phase input
                                                  34 -
                                                        T3B
                                  T1Z
                                           - 16
                                                  35
                                                       T3Z
CH1TTL general-purpose input
                                  T1U
                                          - 17
                                                  36
                                                        T3U
                                                                   CH3TTL general-purpose input
                                           18
                Not connected \begin{bmatrix} N.C \\ N.C \end{bmatrix}
                                                  37 -
                                                        N.C.
                                                                  Not connected
```

#### PCB96WS's CNB and CCB96's CN4 (CNB)

```
Ground - GND
                                                                                                               GND -
L2A+ -
                                                                                                                                Ground
                                                                                       -· 2
-· 3
-· 4
-· 5
             CH0 line receiver A phase input+
                                                                         L0A+
                                                                                                    21
                                                                                                                                CH2 line receiver A phase input+
              CH0 line receiver A phase input-
                                                                         L0A-
                                                                                                    22
                                                                                                               L2A-
                                                                                                                                CH2 line receiver A phase input-
CH2 line receiver B phase input+
             CH0 line receiver B phase input+
                                                                         L0B+
                                                                                                    23
                                                                                                               L2B+ -
             CH0 line receiver B phase input-
CH0 line receiver Z phase input-
CH0 line receiver Z phase input-
                                                                         L0B-
                                                                                                   24
25
                                                                                                                               CH2 line receiver B phase input-
CH2 line receiver B phase input-
CH2 line receiver Z phase input-
CH2 line receiver Z phase input-
CH2 line receiver general-purpose input-
                                                                                                               L2B-
                                                                         L0Z+
                                                                                            67
                                                                                                               L2Z+
                                                                         LOZ-
                                                                                                   26
27
                                                                                                               L2Z-
L2U+
CH0 line receiver general-purpose input+
                                                                         L0U+
CH0 line receiver general-purpose input-
CH1 line receiver A phase input+
                                                                         LOU-
                                                                                                                               CH2 line receiver general-purpose input-
CH3 line receiver A phase input-
CH3 line receiver A phase input-
CH3 line receiver B phase input-
CH3 line receiver B
                                                                                                   28
29
                                                                                                               L2U-
                                                                         L1A+
                                                                                           10
                                                                                                              L3A+
L3A-
            CH1 line receiver A phase input-
CH1 line receiver B phase input-
CH1 line receiver B phase input-
CH1 line receiver B phase input-
CH1 line receiver Z phase input-
CH1 line receiver Z phase input-
                                                                         L1A-
                                                                                                    30
                                                                      _ L1B+
                                                                                           12
                                                                                                               L3B+
                                                                                                    31
                                                                      _ L1B-
                                                                                        - 13
                                                                                                                                CH3 line receiver B phase input-
CH3 line receiver Z phase input-
CH3 line receiver Z phase input-
                                                                                                    32
                                                                                                               L3B-
                                                                      _ L1Z+
                                                                                           14
                                                                                                    33
                                                                                                               L3Z+
                                                                      _ L1Z- -
- L1U+ -
                                                                                           15
                                                                                                    34
                                                                                                              ·L3Z-
CH1 line receiver general-purpose input+
                                                                                       - 16
                                                                                                    35
                                                                                                              ·L3U+
                                                                                                                                CH3 line receiver general-purpose input+
CH1 line receiver general-purpose input-
                                                                     - L1U-
                                                                                           17
                                                                                                    36
                                                                                                              ·L3U-
                                                                                                                                CH3 line receiver general-purpose input-
                                                       Ground
                                                                      - GND
                                                                                           18
                                                                                                    37
                                                                                                               GND
                                                                                                                                Ground
                                            Not connected
                                                                     - N.C.
```

Figure 4.4. PCB96WS and CCB-96 signal assignment

# **Connection of External Signals**

# Line Receiver Input Circuit and an Example Connection





Figure 4.5. Line-receiver input circuit and an example connection

#### Note!

The circuit for general-purpose input signals is also configured similar to the above.



### TTL-level Input Circuit and an Example Connection

Figure 4.6. TTL-level input circuit and an example connection

#### Notes!

- The circuit for general-purpose input signals is also configured similar to the above.
- Keep the cable shorter than 1.5m.
- In order to prevent noise from causing malfunctions, keep the circuit as far away as possible from other wires or noise sources.

### **Output Circuit and an Example Connection**

When the count value of each channel matches any specified value, the board outputs a one-shot match signal (for one pulse). The SW2 allows you to select either open-collector output or TTL-level output for the signal output section. If you opt for open-collector output, you need an external power supply source.




Figure 4.7. Open-collector output circuit and an example connection




Figure 4.8. TTL-level output circuit and an example connection

#### Note!

The output transistor on this board does not come with a voltage surge arrester. To drive an inductive load, such as a relay or a lamp, you should provide measures against voltage surges on the load side. For information on the countermeasures, see section, "Measures Against Voltage Surges," in Chapter 3.

# **Example Connection with a Rotary Encoder**




Figure 4.9. Example connection with a rotary encoder (Line receiver input)




Figure 4.10. Example connection with a rotary encoder (TTL input)

## Measures against Voltage Surges

When connecting to the one-shot pulse output a load which causes a voltage surge or rush current, such as an inductive load (relay coils) or an incandescent bulb, you need to provide appropriate measures in order to prevent the output stage from being damaged or from malfunctioning due to noise. A rapid shut down of a coil, such as a relay, causes a sudden high-voltage pulse to be generated. This voltage, if it exceeds the output transistor's dielectric strength, may cause the transistor to deteriorate leading to its breakdown. For this reason, when driving an inductive load, such as a relay coil, be sure to connect a surge suppressor. Example measures against voltage surges are shown next:




Figure 4.11. Example measures against voltage surges

#### Note!

If you decide to install a protective circuit, install it within a distance of about 50cm from the load and contact. Otherwise the circuit is not effective.

# 5. I/O Port Bit Assignment

## I/O Port Bit Assignment

This board occupies I/O addresses for 32 continuous ports. Each I/O port has a register. This group of registers is addressed by command.

To set data in each of these registers, each command is output to the set I/O address +0 port to enable an appropriate register to be set. In the case of output, data is output to and set in the register using the +1 port. In the case of input, data is read from the +1 port. That is to say, regardless of whether the process is input or output, a command is output to output port +0 to enable each register to be set. Data is output with the +1 port in order to set the data in the register or the register is read with the +1 port.

When setting data in each register, be sure to output a command to output port +0 at all times even if the command is the same.

Figures 5.1 and 5.2 show I/O port bit assignments.

| I/O address | D7 | D6              | D5    | D4      | D3       | D2        | D1 | Do |  |  |  |  |
|-------------|----|-----------------|-------|---------|----------|-----------|----|----|--|--|--|--|
| +0h         |    | C               | omman | doutput | Register | selection | n) |    |  |  |  |  |
| +1h         |    | Output set data |       |         |          |           |    |    |  |  |  |  |
| +2h         |    | Not available   |       |         |          |           |    |    |  |  |  |  |
| +3h         |    | Not available   |       |         |          |           |    |    |  |  |  |  |
|             |    |                 |       |         |          |           |    |    |  |  |  |  |
| +1Fh        |    |                 |       | Not av  | ailable  |           |    |    |  |  |  |  |

Figure 5.1. Output port

| I/O address | D7 | D6                   | D5 | D4     | D3      | D2 | D1 | D0 |  |  |  |  |
|-------------|----|----------------------|----|--------|---------|----|----|----|--|--|--|--|
| +0h         |    |                      |    | Not av | ailable |    |    |    |  |  |  |  |
| +1h         |    | data/status register |    |        |         |    |    |    |  |  |  |  |
| +2h         |    | Not available        |    |        |         |    |    |    |  |  |  |  |
| +3h         |    | Not available        |    |        |         |    |    |    |  |  |  |  |
|             |    |                      |    |        |         |    |    |    |  |  |  |  |
| +1Fh        |    |                      |    | Not av | ailable |    |    |    |  |  |  |  |

Figure 5.2. Input port

## **Setting Data**

Normally, to set 8-bit data, a command is output to the +0 port and data straight to the +1 port. However, in the case of 24-bit data, the command is output first from the +0 port and then the +1 port is output three times. At this time, the data is set in the order of lower, middle and higher bytes. The +1 port is read three times to read 24-bit data in the order of lower, middle and higher bytes.

In a similar manner, 32-bit data is set by outputting the +1 port four times from the lower bytes.

## **Count Flow**




Figure 5.3. Count flow

# **Operation Commands**

**Table 5.1. Output commands** 

| Command<br>[H] | D7   | D6         | D5         | D4              | D3                     | D2      | D1     | D0     | Function (bit)                             |  |  |
|----------------|--|------------|------------|-----------------|------------------------|---------|--------|--------|--|--|--|
| 00             |  |            | C          | H0 initial      | count valı             | ıe      |        |        | CH0 initial count value (24)               |  |  |
| 01             | RESET  | SEL        | ZSEL       | UD/AB           | DIR                    | SEL2    | SEL1   | SEL0   | CH0 operation mode (8)                     |  |  |
| 02             |  |            | Not in use | )               |                        | ZE1     | ZE0    | 0      | CH0 phase Z/CLR input (3)                  |  |  |
| 03             | CH0 value to compare count with CH0 compare register |            |            |                 |                        |         |        |        |  |  |  |
| 04             |  | Not i      | n use      | lter            | CH0 digital filter (4) |         |        |        |  |  |  |
| 05             |  |            |            | Same            | as CH0                 |         |        |        | CH1 initial count value                    |  |  |
| 06             |  |            |            | Same            | as CH0                 |         |        |        | CH1 operation mode                         |  |  |
| 07             |  |            |            | Same            | as CH0                 |         |        |        | CH1 phae Z/CLR input                       |  |  |
| 08             |  |            |            | Same            | as CH0                 |         |        |        | CH1 compare register                       |  |  |
| 09             |  |            |            | Same            | as CH0                 |         |        |        | CH1 digital filter                         |  |  |
| 0A             |  |            |            | Same            | as CH0                 |         |        |        | CH2 initial count value                    |  |  |
| 0B             |  |            |            | Same            | as CH0                 |         |        |        | CH2 operation mode                         |  |  |
| 0C             |  |            |            | Same            | as CH0                 |         |        |        | CH2 phase Z/CLR input                      |  |  |
| 0D             |  |            |            | Same            | as CH0                 |         |        |        | CH2 compare register                       |  |  |
| 0E             |  |            |            | Same            | as CH0                 |         |        |        | CH2 digital filter                         |  |  |
| 0F             |  |            |            | Same            | as CH0                 |         |        |        | CH3 initial count value                    |  |  |
| 10             |  |            |            | Same            | as CH0                 |         |        |        | CH3 operation mode                         |  |  |
| 11             |  |            |            | Same            | as CH0                 |         |        |        | CH3 phase Z/CLR input                      |  |  |
| 12             |  |            |            | Same            | as CH0                 |         |        |        | CH3 compare register                       |  |  |
| 13             |  |            |            | Same            | as CH0                 |         |        |        | CH3 digital filter                         |  |  |
| 14             |  | Not i      | n use      |                 | CH3 LT                 | CH2 LT  | CH1 LT | CH0 LT | Count value latch (4)                      |  |  |
| 15             |  | Not in use | )          | TIME            | CH3                    | CH2     | CH1    | CH0    | Interrupt mask (5)                         |  |  |
| 16             |  | Not in use | )          | TIME            | CH3                    | CH2     | CH1    | CH0    | Sense reset (5)                            |  |  |
| 17             |  |            | Progra     | mmable t        | imer settii            | ng data |        |        | Timer data (32)                            |  |  |
| 18             |  |            | START      | Timer start (1) |                        |         |        |        |  |  |  |
| 19             |  |            | On         | e-shot-pul      | se width d             | lata    |        |        | One-shot pulse (8)                         |  |  |
| 1A             |  | Not i      | n use      |                 | СНЗ                    | CH2     | CH1    | СН0    | General-purpose input<br>signal select (4) |  |  |

 Table 5.2.
 Input commands

| Command<br>[H] | D7 | D6 | D5 | D4                   | D3         | D2  | D1  | D0  | Function (bit)                             |  |
|----------------|----|----|----|----------------------|------------|-----|-----|-----|--|--|
| 00             |    |    |    | CH0 count value (24) |            |     |     |     |  |  |
| 01             | AI | Z  | Α  | В                    | 1          | U/D | EQ  | U   | CH0 status data (8)                        |  |
| 05             |    |    |    | CH1 coun             | t readout  |     |     |     | CH1 count value (24)                       |  |
| 06             | AI | Z  | Α  | В                    | 1          | U/D | EQ  | U   | CH1 status data (8)                        |  |
| 0A             |    |    |    | CH2 cour             | nt readout |     |     |     | CH2 count value (24)                       |  |
| 0B             | AI | Z  | A  | В                    | 1          | U/D | EQ  | U   | CH2 status data (8)                        |  |
| 0F             |    |    |    | CH3 coun             | it readout |     |     |     | CH3 count value (24)                       |  |
| 10             | AI | Z  | A  | В                    | 1          | U/D | EQ  | U   | CH3 status data (8)                        |  |
| 15             | 0  | 0  | 0  | TIME                 | СНЗ        | CH2 | CH1 | CH0 | Interrupt mask (5)                         |  |
| 16             | 0  | 0  | 0  | TIME                 | СНЗ        | CH2 | CH1 | CH0 | Sense port (5)                             |  |
| 1A             | 0  | 0  | 0  | 0                    | СНЗ        | CH2 | СН1 | СН0 | General-purpose input<br>signal select (4) |  |

## **Description of Output Commands**

# Initial Count Value (Command CH0:00H:, CH1:05H:, CH2:0AH:, CH3:0FH)

Output a command to output port +0 and set an initial count value with output port +1. Since the count data consists of 24 bits, the data is divided by eight bits into three groups for output in the order of lower, middle, and higher bits. When the third group (the higher eight bits) is output, all 24-bit data is loaded onto the counter at once.

The following is an example program to set an initial count value of 100 (64H) for CH0:

OUT Lead address +0H, 00H (select CH0 initial count value)

OUT Lead address +1H, 64H (lower)

OUT Lead address +1H, 00H (middle)

OUT Lead address +1H, 00H (higher)

## **Operation Mode**

(Command CH0:01H:, CH1:06H:, CH2:0BH:, CH3:10H)

|                 |       |     |      | D4    |     |      |      |      |
|-----------------|-------|-----|------|-------|-----|------|------|------|
| 01H/06H/0BH/10H | RESET | SEL | ZSEL | UP/ĀB | DIR | SEL2 | SEL1 | SELO |

Output a command to output port +0 and set an operating mode with output port +1.

RESET.....Clears the bit up/down counter to "000000H."

No counting takes place during RESET=0.

0: Clear counter.

1: Count

When the phase Z one-time input is enabled, phase Z input enabled for one time is set again at  $\overline{\text{RESET}} = 0$  that follows the clearing to zero.

SEL.....Toggles pulse input to the counter.

0 : Line Receiver

1: TTL-level input

ZSEL.....Selects the phase Z-input logic (positive/negative).

0 : Positive logic (HIGH active)

1 : Negative logic (LOW active)

UD/AB, SEL2-0.....Selects a counter operating mode.

**Table 5.3.** Counter operation modes

| UD/AB | DIR          | SEL2 | SEL1 | SEL0 | Operating mode set   |
|-------|--------------|------|------|------|--|
| 0     |              | 0    | 0    | 0    | 2-phase input, Synchronous clear, Multiply-by-one mode                                     |
| 0     |              | 0    | 0    | 1    | 2-phase input, Synchronous clear, Multiply-by-two mode                                     |
| 0     |              | 0    | 1    | 0    | 2-phase input, Synchronous clear, Multiply-by-four mode                                    |
| 0     |              | 1    | 0    | 0    | 2-phase input, Asynchronous clear, Multiply-by-one mode                                    |
| 0     | See<br>Table | 1    | 0    | 1    | 2-phase input, Asynchronous clear, Multiply-by-two mode                                    |
| 0     | 5.4.         | 1    | 1    | 0    | 2-phase input, Asynchronous clear, Multiply-by-four mode                                   |
| 1     |              | 0    | 1    | 1    | Single-phase input, Asynchronous clear, Multiply-by-one mode                               |
| 0     |              | 0    | 1    | 1    | Single-phase input with gate control attached,<br>Asynchronous clear, Multiply-by-one mode |
| 0     |              | 1    | 1    | 1    | Single-phase input with gate control attached,<br>Asynchronous clear, Multiply-by-two mode |

Table 5.4. Switching counting directions

| DIR | Rotary encoder's rotation direction |                  |  |  |  |  |  |  |
|-----|-------------------------------------|------------------|--|--|--|--|--|--|
| DIK | Clockwise                           | Counterclockwise |  |  |  |  |  |  |
| 0   | DOWN                                | UP               |  |  |  |  |  |  |
| 1   | UP                                  | DOWN             |  |  |  |  |  |  |


#### Note!

 ${\it The\ initial\ state\ is\ set\ to\ 00H\ for\ all\ channels.}$ 

## **Each Counter Operating Mode**

#### 2-phase Input

Two-phase input is to input two pulses of phase A (the leading signal) and phase B (the trailing signal) which differ by 90?. When phase Z (the reference position signal) is available, the counter can be cleared with 2-phase pulse input.




<sup>\*</sup> The above represents counting operations when DIR is set to 1. When DIR is set to 0, counting down takes place at the leading edge of phase A.

Figure 5.4. Example counting during 2-phase input

## Single-phase Input

During single-phase input, input of an UP pulse results in counting up while input of a DOWN pulse results in counting down. If UP and DOWN pulses are simultaneously generated or both pulses change to LOW, normal counting does not take place.




<sup>\*</sup> The above represents counting operations when DIR is set to 1. When DIR is set to 0, counting down takes place at the leading edge of the UP pulse and counting up takes place at the leading edge of the DOWN pulse.

Figure 5.5. Example counting during single-phase input

## Single-phase Input with Gate Control Attached

The counter can be started/stopped according to a gate control signal input along with a series of single-phase pulses. A clear signal clears the counter value to zero.




<sup>\*</sup> The above represents counting operations when DIR is set to 1. If DIR is set to 0, counting down takes place at the leading edge of a series of single-phase pulses (phase A/UP) when the gate control signal (phase B/DOWN) is set to high. Counting stops when the gate control signal is set to low.

Figure 5.6. Example counting during single-phase input with gate control attached

#### **Synchronous Clear**

When DIR and ZSEL are set to 1, the counter is cleared to zero at the leading edge of phase A when the phase B input is set to low and the phase Z input is set to high. Counting begins from the leading edge of phase A that comes after the phase Z input is set to low.




<sup>\*</sup> When DIR is set to 0, counting down takes place at the leading edge of phase A when phase B is set to low. When ZSEL is set to 0, counting down? is enabled when the phase Z input is set to low.

Figure 5.7. Example counting during synchronous clear

### **Asynchronous Clear**

When DIR and ZSEL are set to 1, the counter is cleared to zero when phase Z is set to high, regardless of phase A and B input statuses. Regardless of phase Z input status, counting begins at the next leading edge of phase A.




<sup>\*</sup> When DIR is set to 0, counting down takes place at the leading edge of phase A when phase B is set to low. When ZSEL is set to 0, counting down? is enabled when the phase Z input is set to low.

Figure 5.8. Example counting during asynchronous clear


### **Multiplication of Count Input**

Setting the count input multiplication setting to two or four times enables you to fine-tune controlling.

#### During 2-phase input



#### Single-phase input



Single-phase input is set only to multiply-by-1 mode. Multiply-by-2 or any other higher setting is not available.

#### Single-phase input with gate control attached




Figure 5.9. Example counting when count input multiplication is set

# Phase Z/CLR Input (Command CH0:02H, CH1:07H, CH2:0CH, CH3:11H)

|                 | D7 | D6 | D5        | D4   | D3 | D2  | D1  | Do |
|-----------------|----|----|-----------|------|----|-----|-----|----|
| 02H/07H/0CH/11H |    | 1  | Jot in us | se . |    | ZE1 | ZE0 | 0  |

Output a command to output port +0 and specify the phase Z-input frequency with output port +1.


ZE1, ZE0....phase Z input mode selection

Table 5.5. Phase Z input mode


|   | ZE1 | ZE0 | Status specified  |
|---|-----|-----|---|
|   | 0   | 1   | Disable the phase Z input. Set to this value when there is not phase Z. |
| * | 1   | 0   | Enable the next phase Z input only once.                                |
|   | 1   | 1   | Enable every phase Z input.   |

<sup>\*</sup> represents the initial state.

#### Disable phase Z input (ZE1=0, ZE0=1)



#### Enable the next phase Z input only once (ZE1=1, ZE0=0)



#### Enable every phase Z input (ZE1=1, ZE0=1)




Figure 5.10. Phase Z enable frequency ZSEL=0 (Positive logic)

#### Notes!

- The initial state is set to "enable the next phase Z input only once" (04H).
- If ZSEL is set to 1 (negative logic), the frequency is enabled only when the phase Z input is low.
- If you are not going to use the phase Z/CLR input, be sure to set ZE1 to 0 and ZE0 to 1 (disable phase Z input).
- If you clear the count value by setting RESET=0, after having cleared to zero with phase Z input while you are in "enable phase Z input only once," "enable phase Z input only once" will be set once more when RESET=0.

## **Compare Register**

## (Command CH0:03H, CH1:08H, CH2:0DH, CH3:12H)

Compare the count value of a corresponding channel with the compare register value. If these two values match, set status bit "EQ" to "0" (remains 0 as long as they are in agreement). This register is initialized to 0H. Output the command to output port +0 and set the value to compare the count against with output port +1. Since the value to compare the count value against consists of 24 bits, output three times by 8 bits in the order of lower, middle, and higher bits. The following is an example program to set the value to compare counts against to 1000 (3E8H) on CH1:

OUT Lead address +0H, 03H (select CH1 compare register)

OUT Lead address +1H, E8H (lower)

OUT Lead address +1H, 03H (middle)

OUT Lead address +1H, 00H (higher)

One-shot pulses can also be output depending on settings (see section, "One-shot Pulse").

# Digital Filter (Command CH0:04H, CH1:09H, CH2:0EH, CH3:13H)

|                 | D7 | D6    | D5    | D4 | D3    | D2       | D1      | D0     |
|-----------------|----|-------|-------|----|-------|----------|---------|--------|
| 04H/09H/0EH/13H |    | Not i | n use |    | Clock | data for | digital | filter |


The digital filter allows the counter to operate normally even when noise enters into pulses input to the counter and/or into A-, B-, and Z-phase signals. The sampling cock cycle of the digital filter is determined by clock setting data for the digital filter.

When the input signal is sampled with this sampling clock and if HIGH (or LOW) is detected for a duration of four continuous clocks, the digital filter outputs HIGH (or LOW) and communicates it to the counter circuit.

Output the command to output port +0 and set a sampling cycle with output port +1. The cycle can be set in a range of  $0.1\mu$ sec through  $1,056.1\mu$ sec.

All externally input signals (except for general-purpose input signals) are fetched through the digital filter into the internal counter. They are fetched after a delay of four set-sampling-cycle clocks.

When initialized, externally input signals are fetched after a delay of  $0.4 \mu sec.$ 



<sup>\*</sup> The same applies also to the LOW level.

Figure 5.11. Digital filter

Digital filter D3 D2 D1 Input frequency clock cycle 0 0.1µsec Approx. less than 1MHz 0 1 6.5µsec Approx. less than 15kHz 0 0 0 25.7µsec Approx. less than 3.5kHz 0 0 1 1 32.1µsec Approx. less than 3kHz 0 204.9µsec Approx. less than 480Hz 0 1 0 1 211.3µsec Approx. less than 470Hz 0 1 1 0 230.5µsec Approx. less than 430Hz 1 0 1 1 236.9µsec Approx. less than 420Hz 0 0 1 0 819.3µsec Approx. less than 122Hz 1 1 825.7µsec Approx. less than 121Hz 0 1 0 1 844.9µsec Approx. less than 118Hz 1 0 1 851.3µsec Approx. less than 117Hz 1 1 0 0 1024.1µsec Approx. less than 97Hz 1 1 0 1 1030.5µsec Approx. less than 96Hz 1 0 1049.7µsec Approx. less than 95Hz 1 1 1056.1µsec Approx. less than 94Hz

Table 5.6. Digital filter clock settings

Accuracy with respect to a set cycle is approximately  $\pm 1/10,000$ .

#### Notes!

- The initial state is set to 0.1μsec. (When the cycle is not specified, the cycle also defaults to 0.1μsec.)
- A delay of more than four set-cycle clocks may occur depending on noise.
- If a level changes at a frequency faster than the set-samplingclock cycle, that level change is invalidated and not correctly counted. Be sure to input signals which are less than the input frequency.

## **Count Value Latch (Command 14H)**

|     | D7 | D6    | D5    | D4 | D3     | D2     | D1     | D0     |
|-----|----|-------|-------|----|--------|--------|--------|--------|
| 14H |    | Not i | n use |    | CH3 LT | CH2 LT | CH1 LT | CH0 LT |

Latch the count value of a corresponding channel to the readout register. Output 14H to output port +0 and set the data latch setting with output port +1. When the appropriate bit is set to "1," the count value is latched. Setting all appropriate bits to "1" allows simultaneous latching for all channels.

#### Note!

The initial state is set to "do not latch" (00H).

## **Interrupt Mask (Command 15H)**

|     | D7 | D6        | D5 | D4   | D3  | D2  | D1  | D0  |
|-----|----|-----------|----|------|-----|-----|-----|-----|
| 15H | N  | ot in use | 9  | TIME | CH3 | CH2 | CH1 | CH0 |

Output 15H to output port +0 and set the mask with output port +1. Setting an appropriate bit to "1" inhibits interrupt signals to be generated.

TIME Set to "1" to inhibit interrupts to be generated

when the time set on the programmable timer elapses. Set to "0" to cancels the inhibition of

interrupts.

CH3-CH0 Correspond to each channel. Set each to "1" to

inhibit interrupts to be generated when the count matches. Set to "0" to cancel the inhibition of

interrupts.

#### Note!

- The initial state is set to mask all channels with the timer (1FH).
- Even in masked state, each channel's count match and timer's time-up statuses do change.

## Sense Reset (Command 16H)

|     | D7 | D6        | D5 | D4   | D3  | D2  | D1  | D0  |  |
|-----|----|-----------|----|------|-----|-----|-----|-----|--|
| 16H |    | Not in us | e  | TIME | CH3 | CH2 | CH1 | CH0 |  |

During interrupt sensing an appropriate bit is set to "1" when the count of each channel matches or when the time set on the timer expires. If the appropriate bit is set to "1," no interrupt signal is generated when the count matches or the set time expires the next time. Output of 16H to output port +0 and output of "1" to the appropriate bit of output port +1 clear the sense bit, allowing the next interrupt signal to be generated.

TIME Resets the sense bit when the time set on the

programmable timer expires.

CH3-CH0 Reset the count match sense bit of each channel.

## **Programmable Timer**

## (Command timer data:17H, Timer start:18H)

|                | D7 | D6 | D5      | D4       | D3       | D2        | D1    | D0 |
|----------------|----|----|---------|----------|----------|-----------|-------|----|
| 17H            |    | ]  | Program | ımable t | imer set | ting data | a     |    |
|                |    |    |         |          |          |           |       |    |
|                | D7 | D6 | D5      | D4       | D3       | D2        | D1    | D0 |
| 18H Not in use |    |    |         |          |          |           | START |    |

The programmable timer can generate interrupts at cycles according to 32-bit setting data. To operate with the timer, you need to set 32 data and set the START bit to "1."

To set the programmable timer, output 17H with output port +0 and set timer data with output port +1. Since the timer data consists of 32 bits, output the data by 8 bits four times, starting from the lower bits. The timer can be set in a range of 1msec through 200sec.

To start the timer output timer start command 18H with output port +0 and set an appropriate bit to "1" with output port +1. To stop the timer, set this bit to "0."

The relationship between programmable timer setting data and timer interrupt cycles is as shown in Table 5.7. The following is an example program to set the programmable timer to one second.

OUT Lead address +0H, 17H (select timer setting)

OUT Lead address +1H, FFH (least significant)

OUT Lead address +1H, 2CH (lower)

OUT Lead address +1H, 31H (higher)

OUT Lead address +1H, 01H (most significant)

OUT Lead address +0H, 18H (select timer start)

OUT Lead address +1H, 1H (timer start)

#### Note!

When initialized, the timer is stopped.

Table 5.7. Relationship between programmable timer setting data and timer interrupt cycles

(
$$\boxed{\text{Timer data}} \times 50 + 50$$
) ×  $10^{-6} = \text{Timer interrupt cycle[msec]}$ 

32 bits (converted into a decimal number.)

| Higher bytes         Stower bytes         Timer interrupt cycle           0         0         0         4         E         1         F         Imsec           0         0         0         3         0         D         3         F         10msec           0         0         1         E         8         4         7         F         100msec           0         1         3         1         2         C         F         F         1sec           0         2         6         2         5         9         F         F         2sec           0         3         9         3         8         6         F         F         3sec           0         4         C         4         B         3         F         F         4sec           0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         9         8         9         6         7         F         F         8sec  |       | Progra   | mmal           | ole tim | er set | ting d        | ata [H | ]     |                       |
|--|-------|----------|----------------|---------|--------|---------------|--------|-------|-----------------------|
| 0         0         0         3         0         D         3         F         10msec           0         0         1         E         8         4         7         F         100msec           0         1         3         1         2         C         F         F         1sec           0         2         6         2         5         9         F         F         2sec           0         3         9         3         8         6         F         F         3sec           0         4         C         4         B         3         F         F         4sec           0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9   | Highe | er bytes | · <del>-</del> |         |        | $\rightarrow$ | Lower  | bytes | Timer interrupt cycle |
| 0         0         1         E         8         4         7         F         100msec           0         1         3         1         2         C         F         F         1sec           0         2         6         2         5         9         F         F         2sec           0         3         9         3         8         6         F         F         3sec           0         4         C         4         B         3         F         F         4sec           0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C   | 0     | 0        | 0              | 0       | 4      | Е             | 1      | F     | 1msec                 |
| 0         1         3         1         2         C         F         F         1sec           0         2         6         2         5         9         F         F         2sec           0         3         9         3         8         6         F         F         3sec           0         4         C         4         B         3         F         F         4sec           0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         15sec           1         1         E         1         A         <   | 0     | 0        | 0              | 3       | 0      | D             | 3      | F     | 10msec                |
| 0         2         6         2         5         9         F         F         2sec           0         3         9         3         8         6         F         F         3sec           0         4         C         4         B         3         F         F         4sec           0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8  | 0     | 0        | 1              | E       | 8      | 4             | 7      | F     | 100msec               |
| 0         3         9         3         8         6         F         F         3sec           0         4         C         4         B         3         F         F         4sec           0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4   | 0     | 1        | 3              | 1       | 2      | С             | F      | F     | 1sec                  |
| 0         4         C         4         B         3         F         F         4sec           0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0  | 0     | 2        | 6              | 2       | 5      | 9             | F      | F     | 2sec                  |
| 0         5         F         5         E         0         F         F         5sec           0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C   | 0     | 3        | 9              | 3       | 8      | 6             | F      | F     | 3sec                  |
| 0         7         2         7         0         D         F         F         6sec           0         8         5         8         3         A         F         F         7sec           0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9  | 0     | 4        | С              | 4       | В      | 3             | F      | F     | 4sec                  |
| 0         8         5         8         3         A         F         F         7 sec           0         9         8         9         6         7         F         F         8 sec           0         A         B         A         9         4         F         F         9 sec           0         B         E         B         C         1         F         F         10 sec           1         1         E         1         A         2         F         F         15 sec           1         7         D         7         8         3         F         F         20 sec           2         3         C         3         4         5         F         F         30 sec           2         F         A         F         0         7         F         F         40 sec           3         B         9         A         C         9         F         F         50 sec           7         7         3         5         9         3         F         F         100 sec           B         2         D         0 <td< td=""><td>0</td><td>5</td><td>F</td><td>5</td><td>E</td><td>0</td><td>F</td><td>F</td><td>5sec</td></td<> | 0     | 5        | F              | 5       | E      | 0             | F      | F     | 5sec                  |
| 0         9         8         9         6         7         F         F         8sec           0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 0     | 7        | 2              | 7       | 0      | D             | F      | F     | 6sec                  |
| 0         A         B         A         9         4         F         F         9sec           0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec   | 0     | 8        | 5              | 8       | 3      | Α             | F      | F     | 7sec                  |
| 0         B         E         B         C         1         F         F         10sec           1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 0     | 9        | 8              | 9       | 6      | 7             | F      | F     | 8sec                  |
| 1         1         E         1         A         2         F         F         15sec           1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 0     | Α        | В              | A       | 9      | 4             | F      | F     | 9sec                  |
| 1         7         D         7         8         3         F         F         20sec           2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 0     | В        | E              | В       | С      | 1             | F      | F     | 10sec                 |
| 2         3         C         3         4         5         F         F         30sec           2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 1     | 1        | E              | 1       | A      | 2             | F      | F     | 15sec                 |
| 2         F         A         F         0         7         F         F         40sec           3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 1     | 7        | D              | 7       | 8      | 3             | F      | F     | 20sec                 |
| 3         B         9         A         C         9         F         F         50sec           7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 2     | 3        | С              | 3       | 4      | 5             | F      | F     | 30sec                 |
| 7         7         3         5         9         3         F         F         100sec           B         2         D         0         5         D         F         F         150sec  | 2     | F        | A              | F       | 0      | 7             | F      | F     | 40sec                 |
| B 2 D 0 5 D F F 150sec   | 3     | В        | 9              | A       | С      | 9             | F      | F     | 50sec                 |
| i i i i i i i i i i i i i i i i i i i  | 7     | 7        | 3              | 5       | 9      | 3             | F      | F     | 100sec                |
| E E 6 B 2 7 F F 200sec   | В     | 2        | D              | 0       | 5      | D             | F      | F     | 150sec                |
|  | Е     | Е        | 6              | В       | 2      | 7             | F      | F     | 200sec                |

Accuracy with respect to a set cycle is approximately  $\pm 1/10,000$ .

## One-shot Pulse (Command 19H)

|     | D7 | D6 | D5   | D4       | D3       | D2   | D1 | DO |
|-----|----|----|------|----------|----------|------|----|----|
| 19H |    |    | One- | shot-pul | se width | data |    |    |

When the count value of each channel matches the value to compare against, one-shot pulses are individually output to each channel. The width of these pulses is the same for all channels and is determined by set data. The width can be set in a range of 0 through 104.45msec.

Output +19H to output port +0 and set the pulse width with output port +1.

The one-shot pulse width can be found by the following formula:

Table 5.8. Relationship between specified one-shot-pulse width data and pulse widths

([Pulse-width setting data] × 409.6 = Pulse width [µsec] 
$$\downarrow$$
 8 bits (converted into a decimal number.)

|    |          | One-sl |   |   |   |                   |    |     |                    |
|----|----------|--------|---|---|---|-------------------|----|-----|--------------------|
| D7 | <b>←</b> |        |   |   |   | $\longrightarrow$ | D0 | [H] | Pulse width        |
| 0  | 0        | 0      | 0 | 0 | 0 | 0                 | 0  | 00H | 0                  |
| 0  | 0        | 0      | 0 | 0 | 0 | 0                 | 1  | 01H | Approx.409.6µsec   |
| 0  | 0        | 0      | 0 | 0 | 0 | 1                 | 0  | 02H | Approx.819.2µsec   |
| 0  | 0        | 0      | 0 | 0 | 0 | 1                 | 1  | 03H | Approx. 1.23msec   |
| 0  | 0        | 0      | 0 | 1 | 1 | 0                 | 0  | 0CH | Approx. 4.92msec   |
| 0  | 0        | 0      | 1 | 1 | 0 | 0                 | 1  | 19H | Approx. 10.24msec  |
| 0  | 0        | 1      | 1 | 0 | 0 | 0                 | 1  | 31H | Approx. 20.07msec  |
| 0  | 1        | 0      | 0 | 1 | 0 | 0                 | 1  | 49H | Approx. 29.9msec   |
| 0  | 1        | 1      | 0 | 0 | 0 | 1                 | 0  | 62H | Approx. 40.14msec  |
| 0  | 1        | 1      | 1 | 1 | 0 | 1                 | 0  | 7AH | Approx. 49.97msec  |
| 1  | 0        | 0      | 1 | 0 | 0 | 1                 | 1  | 93H | Approx. 60.2msec   |
| 1  | 0        | 1      | 0 | 1 | 0 | 1                 | 1  | ABH | Approx. 70.04msec  |
| 1  | 1        | 0      | 0 | 0 | 1 | 0                 | 0  | C4H | Approx. 80.28msec  |
| 1  | 1        | 0      | 1 | 1 | 1 | 0                 | 0  | DCH | Approx. 90.11msec  |
| 1  | 1        | 1      | 1 | 0 | 1 | 0                 | 1  | F5H | Approx. 100.35msec |
| 1  | 1        | 1      | 1 | 1 | 1 | 1                 | 1  | FFH | Approx. 104.45msec |

<sup>\*</sup> represents the initial state.

#### Notes!

- The initial state is set to "pulse width=0 (do not output) (00H).
- Pulse widths may slightly vary depending on the specifications of a connected load.

## **General-purpose Input Signal Select (Command 1AH)**

|     | D7 | D6  | D5     | D4 | D3  | D2  | D1  | D0  |
|-----|----|-----|--------|----|-----|-----|-----|-----|
| 1AH |    | Not | in use |    | CH3 | CH2 | CH1 | CH0 |

This command selects line receiver input or TTL input for the general-purpose input signals of a corresponding channel when line receiver input is in use. Output 1AH to output port +0 and set the input signal with output port +1. Set an appropriate bit to "0" to opt for line receiver input or to "1" to opt for TTL input.

#### Note!

The initial state is set to "line-receiver input (00H)."

## **Description of Input Commands**

#### Count Read

## (Command CH0:00H, CH1:05H, CH2:0AH, CH3:0FH)

Count values are read by reading readout register contents of a corresponding channel. Output the command to output port +0 and read input port +1 three times. This allows the lower, middle, and higher bits of the count value to be read.

When initialized, the contents of the readout register are not defined.

The following is an example program to read the CH2 count value:

OUT Lead address +0, 0AH (select the CH2 count value.)

IN Lead address +1, (lower)

IN Lead address +1, (middle)

IN Lead address +1, (higher)

In this case, you need to set the CH2 count-value latch to "1" in advance.

#### Status Data

## (Command CH0:01H, CH1:06H, CH2:0BH, CH3:10H)

|                 | D7 | D6 | D5 | D4 | D3 | D2  | D1 | D0 |
|-----------------|----|----|----|----|----|-----|----|----|
| 01H/06H/0BH/10H | AI | Z  | A  | В  | 1  | U/D | EQ | U  |

Output the command to output port +0 and read input port +1. This allows you to monitor each signal input, counting direction, count matching and abnormal input statuses.

AI .......This bit is set to "1" to indicate an abnormal pulse input if a simultaneous change of phases A and B is detected during 2-phase input or a simultaneous change of UP and DOWN pulses is detected during up/down input.

1 : Detect abnormal input.

0 : Do not detect abnormal input.

Z ......Indicates phase Z input status.

< When set to positive logic:>

1: Phase Z input status [1]

0 : Phase Z input status [0]

<When set to negative logic: >

1 : Phase Z input status[0]

0 : Phase Z input status[1]

A.....Indicates phase A input status.

1 : Phase A input status[1]

0 : Phase A input status[0]

B.....Indicates phase B input status.

1 : Phase B input status[1]

0 : Phase B input status[0]

U/D.....Count-direction operating status

This status bit indicates the direction in which the current up/down counter is operating.

0: Engaged in counting up.

1: Engaged in counting down.

EQ.....Detects and outputs match or mismatch.

0 : The count value matches compare register's contents.

1 : The count value does not match compare register's contents.

U.....Indicates the general-purpose input status.

1 : General-purpose input status[1]

0 : General-purpose input status[0]

#### Notes!

- The initial state varies with external connection states.
- A, B, and Z phase statuses lag by four cyclical clocks since the status data is available after the filter function is processed.

  The general-purpose input status indicates the external input status as it is.
- The Z-phase logic must be set with the "ZSEL" operating mode setting.

## **Interrupt Mask (Command 15H)**

|     | D7 | D6         | D5 | D4   | D3  | D2  | D1  | DO  |
|-----|----|------------|----|------|-----|-----|-----|-----|
| 15H | N  | lot in use | Э  | TIME | СНЗ | CH2 | CH1 | СНО |

This command allows you to monitor the current interrupt-mask status which has been set with the interrupt mask command. TIME corresponds to the programmable timer and CH3 through CH0 correspond to each channel. If these bits are all set to "1," interrupts are masked and they will not be output.

Output 15H to output port +1 and read input port +1. This allows you to monitor the mask status.

0: Do not mask

1: Mask

#### Note!

The initial state is set to 1FH.

## Sense Port (Command 16H)

|     | D7 | D6 | D5 | D4   | D3  | D2  | D1  | Do  |
|-----|----|----|----|------|-----|-----|-----|-----|
| 16H | 0  | 0  | 0  | TIME | СНЗ | CH2 | CH1 | СНО |

Indicates the count match status of each channel and time-up status.

Output 16H to output port +0 and read input port +1. This allows you to monitor sense port status.

-TIME......When the time set on the programmable timer expires, this bit is set to "1."

-CH3-CH0......If the up/down counter matches compare register's contents for each of CH3 through CH0, the bit for each corresponding channel is set to "1." When counting is implemented for multiple channels and an interrupt is generated with a match signal, you can identify the channel from which the interrupt is generated.

0: The count value does not match. Wait until the time expires.

1: The count value matches. Time is up.

#### Notes!

- The initial state is set to 00H.
- If an interrupt occurs when interruption is set and TIME or any bit from CH3 through CH0 is set to "1," the next interrupt is not generated unless the appropriate sense bit is reset. For information on how to reset the sense bit, see "Sense Reset" for the output port.

## **General-purse Input Signal Select (Command 1AH)**

|     | D7 | D6 | D5 | D4 | D3  | D2  | D1  | D0  |
|-----|----|----|----|----|-----|-----|-----|-----|
| 1AH | 0  | 0  | 0  | 0  | CH3 | CH2 | CH1 | CH0 |

You can monitor the general-purpose input signal of a corresponding channel to find whether it is set to line receiver or to TTL input, when line receiver input is in use. To monitor the setting, output 1AH to output port +0 and read input port +1.

0: Line-receiver input

1: TTL-level input

#### Note!

The initial state is set to 00H.

## Initialization

When the board is turned on or reset, it is initialized to the state shown next:

Table 5.9. Initialized state

| Parameter                         | Initial setting                             |
|-----------------------------------|---|
| Operating mode                    | 00H   |
| Phase Z/CLR input                 | 04H (Enable phase Z only once)              |
| Compare register                  | 0   |
| Readout register                  | Not defined                                 |
| 24-bit up/down counter            | 000000H                                     |
| Digital filter                    | 00H (0.1 msec)                              |
| Status data                       | 7BH (When no external device is connected.) |
| Count latch                       | 00H   |
| Interrupt mask                    | 1FH (Inhibit all interrupts)                |
| Sense port                        | 00H   |
| Timer data                        | 00000000H                                   |
| Timer start                       | 00H (Stop the timer)                        |
| One-shot pulse                    | 00H (Do not output)                         |
| General-purse Input Signal Select | 00H (Line Receiver Input)                   |

# 6. Board Specifications

# **Block Diagram**





Figure 6.1. Block Diagram

# **Specifications**

Table 6.1. Specifications

| Е  | Item                        |                                   | Specification  |
|----|-----------------------------|-----------------------------------|--|
| Co | unter input section,        |                                   |  |
|    | Channel count               | 4                                 |  |
|    | Counting system             | Up/down counting                  |  |
|    | Max. count                  | FFFFFFH (binary data)             |  |
|    | Input type                  | Line-receiver input or TTL-level  | input  |
|    | Input signal                | Phase A/UP                        | One x 4 channels   |
|    |                             | Phase B/DOWN                      | One x 4 channels   |
|    |                             | Phase Z/CLR                       | One x 4 channels   |
|    |                             | General-purpose input             | One x 4 channels   |
|    | Line receiver input section | Element in use                    | Equivalent to the AM26LS32 (T.I)                             |
|    |                             | Terminating resistance            | $100^{\Omega}$ (Can be disconnected by switch.)              |
|    |                             | Receiver input sensitivity        | ±200mV   |
|    |                             | In-phase input voltage range      | ±7V  |
|    |                             | Signal extension distance         | 1,200m (dependent on wiring environment and input frequency) |
|    | TTL-level input section     | Element in use                    | Equivalent to the 74LS541 (T.I)                              |
|    |                             | Signal extension distance         | 1.5m (dependent on wiring environment)                       |
|    | Response frequency          | Line-receiver input: Max 1 MHz    | 50% duty   |
|    |                             | TTL-level input: Max 1 MHz        | 50% duty   |
|    | Interrupt                   | One. Generated when each chann    | nel count matches or the timer runs out of time.             |
|    | Digital filter              | 0.1µsec - 1056.1µsec (can be inde | pendently set for each channel.)                             |
|    | Timer                       | 1msec - 200sec                    |  |
| Ma | atch-signal output          |                                   |  |
|    | Output count                | One x 4 channels                  |  |
|    | Output type                 | Uninsulated open-collector output | t or TTL-level output (Selectable by a switch.)              |
|    | Rated output                | Max 50VDC, 90mA (per 1 point)     |  |
|    | Signal output width         | 0~104.45msec (Same for all chan   | nels)  |
|    | Response rate               | Max. 5μsec                        |  |
|    | Signal extension distance   | 1.5m (dependent on wiring enviro  | onment)  |
| L  | Output protection network   | Not available                     |  |
| Co | mmon parameters             |                                   |  |
|    | I/O address                 | 32 port occupation                |  |
|    | Current consumption         | 5VDC Max.500mA                    |  |
|    | Operating conditions        | 0-50°C, 20-90% humidity (no cond  | densing)   |
|    | External dimensions (mm)    | 176.4(L)×107.0(H)                 |  |
| L  | Weight                      | 120g                              |  |

## **External Dimensions**



# 7. Index

B

Board ID, 6

Board Setup, 9

 $\mathbf{C}$ 

Checking resources, 13, 18

Component Locations, 5

 $\mathbf{F}$ 

Features, 1

 $\mathbf{H}$ 

Handling Precautions, 3

I

Introduction, 1

 $\mathbf{L}$ 

Liability, 3

O

Obtain Service, 3

S

Setup, 5

Support software, 1

 $\mathbf{S}$ 

Warranty, 2

Windows 95, 14

Windows 98, 10

## **CONTEC Group**

JAPAN : Headquarters

CONTEC Co., LTD.

3-9-31, Himesato, Nishiyodogawa-ku, Osaka 555-0025, Japan

Tel : +81 (6) 6477-5219 Fax : +81 (6) 6477-1692

E-mail : intsales@osaka.contec.co.jp

U.S.A. : CONTEC MICROELECTRONICS U.S.A. INC.

744 South Hillview Drive, Milpitas, CA 95035 U.S.A.

Tel : +1 (408) 719-8200 Fax : +1 (408) 719-6750

E-mail : tech\_support@contecusa.com

EUROPE : CONTEC MICROELECTRONICS EUROPE B.V.

Binnenweg 4, 2132 CT, Hoofddorp, The Netherlands

Tel : +31 (23) 567-3030 Fax : +31 (23) 567-3035

E-mail : tech\_support@conteceu.nl

KOREA : HYOJIN CONTEC Co., LTD.

Ki-im Bldg. #399, Shindolim-Dong, Kuro-ku, Seoul, Korea

Tel : +82 (2) 2636-4277/8 Fax : +82 (2) 2636-4279

E-mail : product@conteck.com

CHINA : INTERNATIONAL CONTEC TECHNOLOGY CO., LTD.

B-8F, Hua Tong Building, No. B19, Che Gong Zhuang West Road,

Hai Dian District, Beijing 100044, China

Tel : +86(10)8801-8228 Fax : +86(10)8801-8209

E-mail : ict@ict.com.cn

SHANGHAI CONTEC MICROELECTRONICS CORP.

No. 481 Gui Ping Road, Cao He Jing Hi-Tech Park Shanghai, 200233, China Tel : +86 (21) 6485-1907 Fax : +86 (21) 6485-0330

E-mail : contec@contec.com.cn

SHENYANG CONTEC MICROELECTRONICS Co., LTD.

No. 169, Qingnian Street, Shenhe District, Shenyang 110015, China

Tel : +86 (24) 2392-9771 Fax : +86 (24) 2392-9773

TAIWAN : MACROMATE CORP.

8F, Universal Center, No.179, Ta-Tung Rd., Sec.1 Hsi-Chih, Taipei Hsien, Taiwan,

R.O.C

Tel : +886 (2) 2647-9353 Fax : +886 (2) 2647-9373

E-mail: intl@macromate.com.tw